| Entrambe le parti precedenti la revisioneRevisione precedenteProssima revisione | Revisione precedente |
| calcoloscientifico:userguide [28/08/2026 17:44] – [Table] fabio.spataro | calcoloscientifico:userguide [28/08/2026 18:29] (versione attuale) – [Table] fabio.spataro |
|---|
| | | [[https://www.intel.com/content/www/us/en/products/sku/199345/intel-xeon-gold-6238r-processor-38-5m-cache-2-20-ghz/specifications.html| 2 Intel Xeon Gold 6238R 2.2GHz 28c]] | 0.56 | 2 x8 (cores) x 2.2 (GHz) x 2 (add+mul) x 8 (512 bits AVX2 / 64 bits d.p.) | | | | [[https://www.intel.com/content/www/us/en/products/sku/199345/intel-xeon-gold-6238r-processor-38-5m-cache-2-20-ghz/specifications.html| 2 Intel Xeon Gold 6238R 2.2GHz 28c]] | 0.56 | 2 x8 (cores) x 2.2 (GHz) x 2 (add+mul) x 8 (512 bits AVX2 / 64 bits d.p.) | |
| | [[https://ark.intel.com/content/www/us/en/ark/products/codename/74979/products-formerly-ice-lake.html|Ice Lake]] | [[https://www.intel.com/content/www/us/en/products/sku/215270/intel-xeon-silver-4316-processor-30m-cache-2-30-ghz/specifications.html| 2 Intel Xeon Silver 4316 CPU 2.3 GHz 20c]] | 1.47 | 2 x 20 (cores) x 2.3 (GHz) x 2 (add+mul) x 8 (512 bits AVX2 / 64 bits d.p.) | | | [[https://ark.intel.com/content/www/us/en/ark/products/codename/74979/products-formerly-ice-lake.html|Ice Lake]] | [[https://www.intel.com/content/www/us/en/products/sku/215270/intel-xeon-silver-4316-processor-30m-cache-2-30-ghz/specifications.html| 2 Intel Xeon Silver 4316 CPU 2.3 GHz 20c]] | 1.47 | 2 x 20 (cores) x 2.3 (GHz) x 2 (add+mul) x 8 (512 bits AVX2 / 64 bits d.p.) | |
| | [[https://www.amd.com/en/processors/epyc-7002-series|Rome]] | [[https://www.amd.com/en/products/cpu/amd-epyc-7282| 2 AMD EPYC 7282 2.8 GHz 16c]] | 1.43 | 2 x 16 (cores) x 2.8 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | | | [[https://www.amd.com/en/products/processors/server/epyc/7002-series.html|Rome]] | [[https://www.amd.com/en/products/cpu/amd-epyc-7282| 2 AMD EPYC 7282 2.8 GHz 16c]] | 1.43 | 2 x 16 (cores) x 2.8 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | |
| | [[https://www.amd.com/en/processors/epyc-7003-series|Milan]] | [[https://www.amd.com/en/products/processors/server/epyc/7003-series/amd-epyc-7413.html| 1 AMD EPYC 7413 2.65 GHz 24c]] | 1.02 | 1 x 24 (cores) x 2.65 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | | | [[https://www.amd.com/en/products/processors/server/epyc/7003-series.html|Milan]] | [[https://www.amd.com/en/products/processors/server/epyc/7003-series/amd-epyc-7413.html| 1 AMD EPYC 7413 2.65 GHz 24c]] | 1.02 | 1 x 24 (cores) x 2.65 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | |
| | | [[https://www.amd.com/en/products/processors/server/epyc/9004-series.html|Genoa]] | [[https://www.amd.com/en/products/processors/server/epyc/4th-generation-9004-and-8004-series/amd-epyc-9354.html|2 AMD EPYC 9354 3.25-3.75 GHz 32c]] | 3.84 | 2 x 32 (cores) x 3.75 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | |
| | | [[https://www.amd.com/en/products/processors/server/epyc/9005-series.html|Turin]] | [[https://www.amd.com/en/products/processors/server/epyc/9005-series/amd-epyc-9335.html|2 AMD EPYC 9335 3.00-4.00 GHz 32c]] | 4.00 | 2 x 32 (cores) x 4.00 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | |
| | | | [[https://www.amd.com/en/products/processors/server/epyc/9005-series/amd-epyc-9645.html|2 AMD EPYC 9645 2.30-3.30 GHz 96c]] | 10.14 | 2 x 96 (cores) x 3.30 (GHz) x 2 (add+mul) x 8 (2x256 bits AVX2 / 64 bits d.p.) | |
| | | 1 GPU [[https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/quadro-product-literature/quadro-rtx-6000-us-nvidia-704093-r4-web.pdf| Quadro RTX 6000]] | 0.51 | 16.3 TFlops single, 32.6 TFlops half/tensor | | | | 1 GPU [[https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/quadro-product-literature/quadro-rtx-6000-us-nvidia-704093-r4-web.pdf| Quadro RTX 6000]] | 0.51 | 16.3 TFlops single, 32.6 TFlops half/tensor | |
| | | 1 GPU [[http://www.nvidia.com/object/tesla-p100.html|P100]] | 4.70 | 9.3 TFlops single, 18.7 TFlops half/tensor | | | | 1 GPU [[http://www.nvidia.com/object/tesla-p100.html|P100]] | 4.70 | 9.3 TFlops single, 18.7 TFlops half/tensor | |
| | | 1 GPU [[https://www.nvidia.com/it-it/design-visualization/rtx-a5000|RTX A5000]] | 0.42 | 27.8 TFlops single, 222.2 TFlops half/tensor | | | | 1 GPU [[https://www.nvidia.com/it-it/design-visualization/rtx-a5000|RTX A5000]] | 0.42 | 27.8 TFlops single, 222.2 TFlops half/tensor | |
| | | 1 GPU[[https://resources.nvidia.com/en-us-l40s/l40s-datasheet-28413?ncid=no-ncid|L40S]] | N/A | 91.6 TFlops single, 366 TFlops half/tensor | | | | 1 GPU[[https://resources.nvidia.com/en-us-l40s/l40s-datasheet-28413?ncid=no-ncid|L40S]] | N/A | 91.6 TFlops single, 366 TFlops half/tensor | |
| | [[https://www.amd.com/en/processors/epyc-7005-series|Turin]] | | | | | |
| |
| [[http://cm01.hpc.unipr.it/ganglia/|Nodes Usage]] (intranet: authorized users only) | [[http://cm01.hpc.unipr.it/ganglia/|Nodes Usage]] (intranet: authorized users only) |
